




CS 315-02 Lab Sequential Logic

Goal





CLK







How to store a 1 bit value?

SR Latch Set reset







time
↓

R	S	Q	$\bar{Q}$
0	0	0	1
0	1	1	0
0	0	1	0
1	0	0	1
0	0	0	1
1	1	X	X


undefined




S & Latch $\rightarrow$ D flip-flop $\rightarrow$ 1 bit register
 $\rightarrow$ N bit register $\rightarrow$ counter



D Latch




D Flip-Flop




1 bit register

D Latch with CLR



1 bit register CLR + EN



4 bit register

